FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

UDP/IP-core for the TSE?

Altera_Forum
名誉分销商 II
1,193 次查看

Hi there! 

 

I've been looking for an RTL component to use in a video streaming application. Since latency is an issue here I need to add UDP/IP headers in RTL. Any suggestions? 

 

Will the UDP component of Altera's "Video over IP ref example" work on my Cyclone III Video Kit? 

 

Thanks in advance!
0 项奖励
2 回复数
Altera_Forum
名誉分销商 II
440 次查看

Have a look at that example (http://www.nioswiki.com/exampledesigns/nios2udpoffloadexample) from the Nios Wiki.

0 项奖励
Altera_Forum
名誉分销商 II
440 次查看

Thanks! 

I will try to port this to the Cyclone III
0 项奖励
回复