FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

UNIphy simulation confusion

Altera_Forum
Honored Contributor II
‎12-09-2011 07:18 PM
924 Views

Hi,  

I want to simulate the UNIphy based DDR2 system. I have written a top file to control the DDR2 and I have tested it on the actual board and it works fine. Now, I need to simulate the design to include other logic modules in my system. I have written a basic testbench but I don't know where is the model for the memory and where should I place my testbench code etc. Please, briefly guide me about the next steps. I have run out of time so please send a reply at the earliest possible. Thanks in advance. 

Regards, 

Abdul Rehman.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.