FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Unable to get correct output in my FFT megacore function model

Altera_Forum
Honored Contributor II
‎03-05-2012 08:27 PM
1,135 Views

My inputs are fed correctly but my FFT megacore output always shows a 0 

 

O/P signals 

sink_ready=1 

sink_valid=1 

 

Streaming Mode FFT 

 

Is anything wrong in my Simulink model 

 

I have attached the .mdl file
FFT_altera.zip
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-05-2012 10:09 PM
426 Views

Without having looked at your code I can only say that you need to obey to the protocol for the Avalon ports: sink_sop, sink_eop and reset for the FFT to work. Also - you must have source_ready=1 to enable downstream flow. Good luck

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.