FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5875 Discussions

Using Stratixv Precision DSP Blocks under m18x18_sumof2, set negate and loadconst to 0, and accumulator is an input . However get error "Invalid combination of preload and acc for instance". Does anyone see this, what is the reason for this. Thanks

HGeng4
Beginner
341 Views
 
0 Kudos
2 Replies
CheePin_C_Intel
Employee
124 Views

Hi,

 

As I understand it, you seems to observe some issue with SV DSP block. Would you mind to share further details with me ie the Quartus version, IP used and some screenshots on the error observation so that I could perform issue replication on my side. Thank you very much.

CheePin_C_Intel
Employee
124 Views

Hi,

 

Just would like to follow up with you on this. Thank you.

Reply