FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Using the ADC IP core

Altera_Forum
Honored Contributor II
‎08-19-2016 02:36 PM
1,407 Views

Hi, 

 

I'm using the ADC IP core for the first time in my design on MAX10. I have initiated the IP core in the Qsys and selected the core variant as ADC core control only and have set all the parameters. I have enabled the ADC1 CH0 and all the other channels have been disabled. I am using a signal generator to give the external signal to the ADC pin present in the board. I'm bit confused over here how to map the external signal given to the pin to the input data of the ADC IP core. Can anyone please help me with this ? 

 

Thanks,
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.