FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

VCD sink block doesnt generate VCD file

Altera_Forum
Honored Contributor II
‎07-18-2011 01:09 PM
1,212 Views

Hello All, 

The VCD sink block says it generates a .vcd file and .tcl file for viewing the simulation result in third-party simulator. I have tried generating VCD file by connecting VCD sink block from Altera DSP builder to the desired ports in my design. After running a simulation all it generates is a .txt file. When I opened the file it contans simulation result in vector format. But it doesn't have any information about port name and all. Please I need to generate .VCD file for Powerplay analysis tool in quartus. 

 

Regards, 

Dilip
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎07-19-2011 08:22 AM
272 Views

Are you using Linux? If so, then see the errata (http://www.altera.com/literature/rn/rn_dsp_builder_101.pdf). I think when it says HDL files, it means VCD files.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎07-19-2011 11:26 AM
272 Views

Yes I found that VCD sink has a bug in linux version. Anyway now I am exporting the design to VHDL and calling Modelsim from Quartus tool to generate VCD. Thanks for your time.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.