FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

VIP FMax

Altera_Forum
Honored Contributor II
806 Views

Is the FMax for VIP cores characterized in any documentation for any specific device families? 

I am trying to run my SOPC builder system, comprising a number of VIP cores in Arria2 GX I5 device. I have constrained the system clock to be 185.7 MHz, but it seems to be failing this timing constraint very badly (slack > 3 ns!). 

 

Does anybody have a feel for the FMax for the VIP suite in this device family (or any other device family!)?  

 

Thanks
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
85 Views

You can find it in the VIP datasheet. Some of the cores run around 150MHz. Also check your SDC to make sure clock groups were set right.

Altera_Forum
Honored Contributor II
85 Views

Thankyou - I have now seen this information in the datasheet. It seems to give rough characterizations for Cyclone and Stratix devices. I am guessing that the Arria2 devices must be somewhere in between? 

Assuming this, it would seem that 187 MHz may be on the hairy edge for this family. In a fairly full design, I suppose meeting timing may be a challenge anyway. Pipelining would be the normal approach, but from my understanding, 11.1 SOPC Builder does not really support the option of insertion of pipelining stages for all IP blocks. My understanding is that QSys offers more options on this front. Am I right?
Reply