FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5918 Discussions

What are Simulink toolboxes needed to run Cholesky Solver w/ Altera Advanced DSP

Altera_Forum
Honored Contributor II
1,078 Views

When I compiled an example of Altera Adv DSP builder: Cholesky solver, there are several fixed point license errors. After ran Simulink Model Advisor, there are the following errors 

check for non-continuous signals driving derivative ports Could not compile model cholesky_solver_sc. 

 

file:///C:/altera/12.0/quartus/dspba/Examples/ReferenceDesigns/CholeskySolver/slprj/modeladvisor/cholesky__solver__sc/task_failed.png check model, local libraries, and referenced models for known upgrade issues requiring compile time informationError occurred during model compile. 

 

Error due to multiple causes. 

 

file:///C:/altera/12.0/quartus/dspba/Examples/ReferenceDesigns/CholeskySolver/slprj/modeladvisor/cholesky__solver__sc/task_failed.png check for partial structure parameter usage with bus signalsError occurred during model compile. 

 

Error due to multiple causes. 

 

file:///C:/altera/12.0/quartus/dspba/Examples/ReferenceDesigns/CholeskySolver/slprj/modeladvisor/cholesky__solver__sc/task_failed.png check for proper bus usageError occurred during model compile. 

 

Error due to multiple causes. 

 

file:///C:/altera/12.0/quartus/dspba/Examples/ReferenceDesigns/CholeskySolver/slprj/modeladvisor/cholesky__solver__sc/task_failed.png check for calls to sldatatypeandscale()Error occurred during model compile. 

 

Error due to multiple causes. 

 

file:///C:/altera/12.0/quartus/dspba/Examples/ReferenceDesigns/CholeskySolver/slprj/modeladvisor/cholesky__solver__sc/task_failed.png check for potentially delayed function-call subsystem return valuesError occurred during model compile. 

 

Error due to multiple causes. 

 

file:///C:/altera/12.0/quartus/dspba/Examples/ReferenceDesigns/CholeskySolver/slprj/modeladvisor/cholesky__solver__sc/task_failed.png identify block output signals with continuous sample time and non-floating point data typeError occurred during model compile. 

 

Error due to multiple causes. 

 

file:///C:/altera/12.0/quartus/dspba/Examples/ReferenceDesigns/CholeskySolver/slprj/modeladvisor/cholesky__solver__sc/task_failed.png check for proper merge block usageError occurred during model compile. 

 

Error due to multiple causes. 

 

file:///C:/altera/12.0/quartus/dspba/Examples/ReferenceDesigns/CholeskySolver/slprj/modeladvisor/cholesky__solver__sc/task_failed.png check consistency of initialization parameters for outport and merge blocksError occurred during model compile. 

 

Error due to multiple causes. 

 

file:///C:/altera/12.0/quartus/dspba/Examples/ReferenceDesigns/CholeskySolver/slprj/modeladvisor/cholesky__solver__sc/task_failed.png check data store block sample times for modeling errorsError occurred during model compile. 

 

Error due to multiple causes. 

 

file:///C:/altera/12.0/quartus/dspba/Examples/ReferenceDesigns/CholeskySolver/slprj/modeladvisor/cholesky__solver__sc/task_failed.png check for potential ordering issues involving data store accessError occurred during model compile. 

 

Error due to multiple causes. 

 

 

 

Could someone help to point out what toolbox needed to run this example? 

 

Thanks in advance, 

Jiuxiang
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
84 Views

For the Altera Advanced DSP Builder Blockset you need the Simulink Fixed Point Blockset, see here: 

http://www.altera.com/support/ip/dsp/ips-dsp-version.html (http://www.altera.com/support/ip/dsp/ips-dsp-version.html)
Altera_Forum
Honored Contributor II
84 Views

Schmalish 

 

Thanks a lot. 

 

Jiuxiang
Reply