FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6262 Discussions

VIP Frame_Reader, Clocked Video IP Spec's

Altera_Forum
Honored Contributor II
1,073 Views

Hi Guys, 

 

I have a question regarding the Frame-Reader and the Clock Video IP spec’s: 

 

  • What do they mean by the Maximum Image Width and Height? Does that mean active (visible) plus inactive (sync, blanking, ect.)? 

     

  • What do they mean by Active pixels/Lines (in the case of the Clocked-Output IP) does that include only visible pixels/lines? 

 

Thanks, 

S. 

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
364 Views

It is for both questions: 

 

Only ACTIVE Pixels/Lines are meant by the IPs. 

 

Normally the Clocked-Video-Input cuts the blanking, so that you have only active pixel in the pipeline. If you have go pass another "standard-video-route" the Clocked-Video-Output inserts the blanking again...
0 Kudos
Altera_Forum
Honored Contributor II
364 Views

Thank you very much !!!

0 Kudos
Reply