FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5918 Discussions

VIP Mixer II Background Layer

Altera_Forum
Honored Contributor II
822 Views

According to the documentation, the VIP Mixer II has a built-in test pattern generator and allows me to mix four layers. Reading through the documentation, there are still a couple of things I do not understand. 

 

How do I set the resolution of the output image? I see parameters for a maximum frame width and height, but I do not see any registers to dynamically control output width and height. Does this mean that the output is fixed at compile time? 

 

The documentation talks about the built-in test pattern generator for the background image, but in others places says that layer 0 is for the background image. Which of these is true? 

 

Thanks, 

Michael
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
122 Views

The Mixer does not control the width and height of the image of the foreground layers. It control the Offset in pixels, the register is available in the user guide Table 6-7. The background resolution is fixed.

Reply