FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5916 Discussions

VIP suite: control synchronizer

Honored Contributor II

Regarding the Video Control Synchronizer block. 


Can a Ctrl Sync be used to control multiple slave IP blocks? If so how does it distinguish between them when writing to their registers? I guess I mean this - does the Ctrl Sync Avalon Memory Mapped Master port use the address map as in the QSys system?
0 Kudos
0 Replies