FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

Variable Precision DSP Block for Cyclone V, number clock cycles for 1 multiplicaition

Altera_Forum
Honored Contributor II
852 Views

I went through the DSP section of hand book for Cyclone V. I did not find any specification on how many clock cycles for the multiplier to finish one multiplication. If any one here in the Forum can help on that I'd really appreciate it. I am assuming one clock cycle per multiply. 

 

Thanks, 

FZ
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
180 Views

The multiplier always completes in a single clock cycle. The multiplier itself if not a clocked part of the fabric - it's the registers around it that are clocked.

0 Kudos
Altera_Forum
Honored Contributor II
180 Views

 

--- Quote Start ---  

The multiplier always completes in a single clock cycle. The multiplier itself if not a clocked part of the fabric - it's the registers around it that are clocked. 

--- Quote End ---  

 

 

Thank you for the quick response. That's what I thought. I just want to get a confirmation.
0 Kudos
Reply