FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

Variable Precision DSP Block for Cyclone V, number clock cycles for 1 multiplicaition

Altera_Forum
Honored Contributor II
761 Views

I went through the DSP section of hand book for Cyclone V. I did not find any specification on how many clock cycles for the multiplier to finish one multiplication. If any one here in the Forum can help on that I'd really appreciate it. I am assuming one clock cycle per multiply. 

 

Thanks, 

FZ
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
89 Views

The multiplier always completes in a single clock cycle. The multiplier itself if not a clocked part of the fabric - it's the registers around it that are clocked.

Altera_Forum
Honored Contributor II
89 Views

 

--- Quote Start ---  

The multiplier always completes in a single clock cycle. The multiplier itself if not a clocked part of the fabric - it's the registers around it that are clocked. 

--- Quote End ---  

 

 

Thank you for the quick response. That's what I thought. I just want to get a confirmation.
Reply