FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Verilog SDR SDRAM Controller without NOIS

Altera_Forum
Honored Contributor II
1,513 Views

Hi  

 

I need a Verilog SDR SDRAM controller that is not part of Nois. Also one that does not require anything more than the Quartus web edition. IE One that is FREE!! I have read many suggestions on this forum but have not come accross anything usable yet. Being new to all of this I am also looking for a design that is fairly simple. I can do the initiallizing of the Sdram with an external CPU, this might make the design easier??? Any suggestions?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
801 Views

Boy you're not asking for much are you? I would say that if you can't find one on opencores.org, you'll likely have to write it yourself.  

SDR isn't too bad but still you're probably looking at a few weeks of develoment time. The physical layer for SDR is easy but you'll still have to come up with the controller state machine. 

You can understand why most companies don't just give this stuff away. 

 

Jake
0 Kudos
Reply