FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

What is Address Input in avalon UART IP?

Altera_Forum
Honored Contributor II
‎06-04-2015 10:05 AM
1,397 Views

I want to use UART IP in Qsys. While going through the signal discription I found 3 bit address input. What is it?  

Is there any document that I can refer to get the details of the same? 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=10667&stc=1
Preview file
21 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-02-2015 04:08 PM
556 Views

The address is referring to register map in here pg7-11 https://www.altera.com/en_us/pdfs/literature/ug/ug_embedded_ip.pdf

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.