FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5890 Discussions

What is Address Input in avalon UART IP?

Altera_Forum
Honored Contributor II
‎06-04-2015 10:05 AM
914 Views

I want to use UART IP in Qsys. While going through the signal discription I found 3 bit address input. What is it?  

Is there any document that I can refer to get the details of the same? 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=10667&stc=1
Preview file
21 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-02-2015 04:08 PM
73 Views

The address is referring to register map in here pg7-11 https://www.altera.com/en_us/pdfs/literature/ug/ug_embedded_ip.pdf

0 Kudos
Copy link
Reply

For more complete information about compiler optimizations, see our Optimization Notice.