FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

Which I/O standard should i use for ASI_RX MegaIP

Altera_Forum
Honored Contributor II
1,017 Views

The following is a asi_rx module i creat with MegaWizard. 

The device i use is EP4CGX30F324. 

Pin T1&T2 are asi input. 

I set the asi_rx signal to T2,and set I/O standard as LVDS. 

But i can't finish fit step. 

The quartus error message is : 

Error: I/O bank QL0 contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank 

 

I think I/O standard should be LVDS.Am i wrong? 

 

asi_in asi_rxins( 

.rst(~grst), 

.asi_rx(ASI_RX), 

.rx_clk135(clk_135m), 

.cal_blk_clk(CLK_27M), 

.gxb_powerdown(1'B0), 

.reconfig_clk(), 

.reconfig_togxb(), 

.rx_data(asi_rx_d), 

.rx_ts_status(), 

.rx_data_clk(asi_rx_clk), 

.rx_data_valid(asi_rx_vld), 

.reconfig_fromgxb());
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
96 Views

some bank don't surport LVDS

Reply