FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5950 Discussions

Why PCIe signals tx_st and rx_st are different for CIV and CV in QSys?

Honored Contributor II

Why does "Cyclone V Hard IP for PCI Express" have tx_st and rx_st as Avalon-ST sink and Avalon-ST source in QSys, but "IP Compiler for PCI Express" for Cyclone IV have it only as Conduits?

0 Kudos
0 Replies