FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6394 Discussions

Why the tx_serial_data is single ended in 10G BASE R IP

Altera_Forum
Honored Contributor II
1,098 Views

hi, 

why the tx_serial_data/rx_serial_data of 10G base-R is single ended?  

Will the quartus insert one diff buf for it if I only use this the single ended tx_serial_data/rx_serial_data as the top pins, then constrain it as lvds signal?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
325 Views

Hi,  

 

yes, when you assign tx_serial_data/rx_serial_data pin locations and LVDS standart it will automaticaly create differential pairs for tx_serial_data/rx_serial_data pins.
0 Kudos
Reply