FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6020 Discussions

about timing problem of FIR II IP

Altera_Forum
Honored Contributor II
788 Views

I want to use FIR II, we have 4 channel data input in TMD,how can i write to the FIR II ? 

 

Per channe data width is 17bit, the fir clock is 80MHZ each channel data inpu rate is less than 20MSPS. 

decimation=4, 

interpolation=1
0 Kudos
0 Replies
Reply