about timing problem of FIR II IP

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

about timing problem of FIR II IP

852 Views

I want to use FIR II, we have 4 channel data input in TMD,how can i write to the FIR II ?

Per channe data width is 17bit, the fir clock is 80MHZ each channel data inpu rate is less than 20MSPS.

decimation=4,

interpolation=1

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.