Solved: altlvds_rx

XQSHEN · ‎03-21-2022

How to make sure data is aligned with fclk when using altlvds_rx ip?

Ash_R_Intel · ‎04-14-2022

Hi,

Please refer the ALTLVDS user guide section 1.3.2: https://www.intel.com/content/www/us/en/docs/programmable/683062/17-1/lvds-serdes-transmitter-receiver-ip-36681.html

In external PLL mode rx_coreclock can be used in the fabric logic to further process the data. In this mode, rx_coreclock is same as the rx_syncclock which is an input to the ALTLVDS_RX.

rx_syncclock is used to receive the parallel data.

Regards

View solution in original post

Ash_R_Intel · ‎03-22-2022

Hi,

Can you please tell which device IP are you using?

Regards

XQSHEN · ‎03-25-2022

EP4CE22U14A7N

Ash_R_Intel · ‎04-03-2022

Hi,

The ALTLVDS IP has rx_coreclock signal. You can connect the fabric clock to it.

Regards

XQSHEN · ‎04-06-2022

where is this signal, rx_coreclock ?

Ash_R_Intel · ‎04-14-2022

Hi,

Please refer the ALTLVDS user guide section 1.3.2: https://www.intel.com/content/www/us/en/docs/programmable/683062/17-1/lvds-serdes-transmitter-receiver-ip-36681.html

In external PLL mode rx_coreclock can be used in the fabric logic to further process the data. In this mode, rx_coreclock is same as the rx_syncclock which is an input to the ALTLVDS_RX.

rx_syncclock is used to receive the parallel data.

Regards