FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

can anyone help me about altmemphy ddr2 problem? about how to contrl initialization?

Altera_Forum
Honored Contributor II
‎01-02-2018 11:19 AM
893 Views

hi,thx first. 

i have download many pdf files,and modlesim can get waves,simulation OK,can clearly know how initialization works.but i have no idea about how to use the alememphy files to design a ddr2 chip. 

such as use what order to initialization the ddr2,or read,or write?how to control signals such as local_address,local_write_req,local_read_req etc?which file is the top level entry?ddr2.v or ddr2_example_top.v? 

■NOP (for 200 µs, programmable) 

■ PCH 

■ ELMR, register 2 

■ ELMR, register 3 

■ ELMR, register 1 

■ LMR 

■ PCH 

■ ARF 

■ ARF 

■ LMR 

■ ELMR, register 1 

■ ELMR, register 1 

how to contrl phy work to finish these work? 

thx a lot,need help
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.