FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

chained dma based design does not work when RC_64BITS_ADDR is enabled

Altera_Forum
Honored Contributor II
‎07-09-2013 06:47 AM
884 Views

chained dma based design does not work when RC_64BITS_ADDR is enabled in simulation or in FPGA, even when all addresses are 32-bit. 

 

The same design works fine RC_64BITS_ADDR is disabled. 

 

SignalTap shows that read dma initiates read transaction as usual but it never receives reply. The suspicion is that the address of the transaction is not set correctly. 

 

Quartus version is 12.1sp1, Linux version is 2.6.32, FPGA is Arria V. 

 

 

Any info helping to understand/resolve this issue would be appreciated.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.