FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

chained dma based design does not work when RC_64BITS_ADDR is enabled

Altera_Forum
Honored Contributor II
756 Views

chained dma based design does not work when RC_64BITS_ADDR is enabled in simulation or in FPGA, even when all addresses are 32-bit. 

 

The same design works fine RC_64BITS_ADDR is disabled. 

 

SignalTap shows that read dma initiates read transaction as usual but it never receives reply. The suspicion is that the address of the transaction is not set correctly. 

 

Quartus version is 12.1sp1, Linux version is 2.6.32, FPGA is Arria V. 

 

 

Any info helping to understand/resolve this issue would be appreciated.
0 Kudos
0 Replies
Reply