FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

custom IP of the DM9000, can't read from the registers of the DM9000 IC.

Altera_Forum
Honored Contributor II
795 Views

Dear everyone, 

I have made a custom IP core of the DM9000, but I can't use nios II to read the registers of DM9000, I use the IORD, it can't return the right value, when I check it through signal tap II, I found that the read_n ( this signal is set in the componant editor with the read_n siganl type) was always low, when I used the IORD to send a read apply, the read_n is a high pulse, but I think that the read_n should be low active, it is high when there is no read apply. who encountered the same question, who can help me, thank you!
0 Kudos
0 Replies
Reply