FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

ddr2 controller IP core

Altera_Forum
Honored Contributor II
‎04-19-2007 08:45 AM
1,223 Views

Hi all 

I had generated ddr2 controller from the altera tool and I want to check it using MODELSIM. But I am not able to run it as I am getting following error as auk_ddr_controller.v file not included. But this file is not generated by tool. How to overcome this problem?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-17-2007 03:47 PM
530 Views

The file is come from the ddr controller library under your altera installation directory, normally under altera/7.2/ip/<ddr ip name>

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.