FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5742 Discussions

dividing memory sections

Altera_Forum
Honored Contributor I
1,415 Views

Hi! 

 

Is it possible to devide a memory section (for example a sram, 8MB) into to logical blocks (for example 4MB + 4MB)? I want to run nios-code in the one part and handle user-data in the other part. 

 

Best Regards 

 

Mark
0 Kudos
3 Replies
Altera_Forum
Honored Contributor I
45 Views

You can do that by writing your own linker script. You can use the automatically generated one as a template.

Altera_Forum
Honored Contributor I
45 Views

What version of the tools are you using? The BSP editor (available in beta versions of 8.1 and 9.0) now standard in 9.1 makes it fairly easy to create your own sections out of memory. 

 

Jake
Altera_Forum
Honored Contributor I
45 Views

 

--- Quote Start ---  

What version of the tools are you using? The BSP editor (available in beta versions of 8.1 and 9.0) now standard in 9.1 makes it fairly easy to create your own sections out of memory. 

 

Jake 

--- Quote End ---  

 

 

Thank you. I'll check it.
Reply