FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

dividing memory sections

Altera_Forum
Honored Contributor II
‎12-10-2009 06:03 PM
1,625 Views

Hi! 

 

Is it possible to devide a memory section (for example a sram, 8MB) into to logical blocks (for example 4MB + 4MB)? I want to run nios-code in the one part and handle user-data in the other part. 

 

Best Regards 

 

Mark
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎12-11-2009 08:37 AM
255 Views

You can do that by writing your own linker script. You can use the automatically generated one as a template.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-11-2009 01:50 PM
255 Views

What version of the tools are you using? The BSP editor (available in beta versions of 8.1 and 9.0) now standard in 9.1 makes it fairly easy to create your own sections out of memory. 

 

Jake
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-11-2009 02:06 PM
255 Views

 

--- Quote Start ---  

What version of the tools are you using? The BSP editor (available in beta versions of 8.1 and 9.0) now standard in 9.1 makes it fairly easy to create your own sections out of memory. 

 

Jake 

--- Quote End ---  

 

 

Thank you. I'll check it.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.