FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6670 Discussions

dsp buider using image processing toolbox

Altera_Forum
Honored Contributor II
2,115 Views

i am using dsp builder to generate hdl code..is it necessary to make simulink model using only altera dsp builder block set...i want to ask can i use image procesing toolbox to make simulink model and then use in dsp builder

0 Kudos
7 Replies
Altera_Forum
Honored Contributor II
819 Views

only DSP Builder blocks will generate synthesizable code to target Altera FPGAs. you can use other Simulink blocks as source/sink for DSP Builder systems.

0 Kudos
Altera_Forum
Honored Contributor II
819 Views

thanks for your reply..while designing simulink model can i use COMMON simulink blocks like ADD and SUB between the DSP BUILDER BLOCKS

0 Kudos
Altera_Forum
Honored Contributor II
819 Views

No. Only DSP builder blocks are allowed.

0 Kudos
Altera_Forum
Honored Contributor II
819 Views

right, you'll need to use the adder from the DSP Builder library.

0 Kudos
Altera_Forum
Honored Contributor II
819 Views

two more doubts sir: 

1.which block should i use for function x^y...where x and y are both input and y is fractional 

2.will there be problem if i use DSP builder blocks and ADVANCED DSP builder blocks together in a model...actually i want constant value which is in fraction..i didn't get any block from DSP builder library so i took block from ADVANCED lib 

3.from where i can get license for DSP BUILDER 9.0...and how
0 Kudos
Altera_Forum
Honored Contributor II
819 Views

1. variable "fractional root" is most probably not available, it's very complex in hardware. 

3. Just buy a license from Altera.
0 Kudos
Altera_Forum
Honored Contributor II
819 Views

i can't afford it...is there any way to get free license??

0 Kudos
Reply