FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

dual buffers for scaler??

Altera_Forum
名誉分销商 II
1,166 次查看

hi,  

i'm dealing with the altera ip core scaler,  

the structure is CVI -> scaler -> frame_buffer -> CVO , 

and in the vip user guide it mentioned that  

"For example, scaling up vertically by a factor of 2 results in the input being stalled every other line for the length of time it takes to write one line of output; scaling down vertically by a factor of 2 results in the output being stalled every other line for the length of time it takes to read one line of input." 

does it mean it's necessary to put one buffer before scaler and another after to prevent overflow or underflow. 

THANKS FOR REPLY!!!
0 项奖励
2 回复数
Altera_Forum
名誉分销商 II
498 次查看

> does it mean it's necessary to put one buffer before scaler and another after to prevent overflow or underflow. 

 

Hi, 

 

It is necessary to put some buffering but it does not have to be a full frame. Check the GUIs of the Clocked Video Input and Output blocks. You can add one or more lines of buffering from there.
0 项奖励
Altera_Forum
名誉分销商 II
498 次查看

Thanks, vgs. 

It really helps!
0 项奖励
回复