FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

dual buffers for scaler??

Altera_Forum
Honored Contributor II
931 Views

hi,  

i'm dealing with the altera ip core scaler,  

the structure is CVI -> scaler -> frame_buffer -> CVO , 

and in the vip user guide it mentioned that  

"For example, scaling up vertically by a factor of 2 results in the input being stalled every other line for the length of time it takes to write one line of output; scaling down vertically by a factor of 2 results in the output being stalled every other line for the length of time it takes to read one line of input." 

does it mean it's necessary to put one buffer before scaler and another after to prevent overflow or underflow. 

THANKS FOR REPLY!!!
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
263 Views

> does it mean it's necessary to put one buffer before scaler and another after to prevent overflow or underflow. 

 

Hi, 

 

It is necessary to put some buffering but it does not have to be a full frame. Check the GUIs of the Clocked Video Input and Output blocks. You can add one or more lines of buffering from there.
0 Kudos
Altera_Forum
Honored Contributor II
263 Views

Thanks, vgs. 

It really helps!
0 Kudos
Reply