FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

dual port ram cascade mode

BQi
Beginner
201 Views

I want to cascade 16 dual port ram , but when we instantiate on chip ram, I can not find cs of the ram

how can i cascade these ram into a larger ram? thanks

0 Kudos
3 Replies
KhaiChein_Y_Intel
104 Views

Hi,

 

May I know what device you are using? What is the cs you are referring to?

 

Thanks.

Best regards,

KhaiY

BQi
Beginner
104 Views
KhaiChein_Y_Intel
104 Views

Hi,

 

If you instantiate larger memories block, the blocks will be automatically concantenated to build the bigger memory. If your port width configuration (either the depth or the width) is more than the amount an internal memory block can support, additional memory blocks (of the same type) are used. For example, if you configure your M9K as 512 × 36, which exceeds the supported port width, two 512 × 18 M9Ks are used to implement your RAM. 

 

Thanks.

Best regards,

KhaiY

Reply