FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

fft megacore core giving all HI-Z to all output signals

Altera_Forum
Honored Contributor II
‎04-26-2016 03:45 AM
1,179 Views

I added a 512 point fft core from library to my code. I am trying to simulate it by using the testbench in ModelSim. I am using Quartus II Lite for now. The code compiles fine. However, all outputs from core are HI-Z as in attachment despite correct inputs given to core form test bench. I do not even get sink_ready signal from FFT core.  

 

I will appreciate any help.
Preview file
264 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.