FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

fft megacore core giving all HI-Z to all output signals

Honored Contributor II

I added a 512 point fft core from library to my code. I am trying to simulate it by using the testbench in ModelSim. I am using Quartus II Lite for now. The code compiles fine. However, all outputs from core are HI-Z as in attachment despite correct inputs given to core form test bench. I do not even get sink_ready signal from FFT core.  


I will appreciate any help.
0 Kudos
0 Replies