half rate memory interface design using dq_dqs2

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

half rate memory interface design using dq_dqs2

855 Views

Hi,

I am using Stratix V FPGA to implement a DDR memory intreface which takes a half rate input from the FPGA. The megafunction generation wizard for dq_dqs2 only allows the option to use half rate for output path (memory write) the read path going into the FPGA core is always full rate. How do I get the half rate in the read path as well ?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.