how to setup the registor of the triple speed ethernet megacore function ?

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

how to setup the registor of the triple speed ethernet megacore function ?

967 Views

http://www.alteraforum.com/forum/attachment.php?attachmentid=10046&stc=1

what is the meaning of mdio_addr0 and mdio_addr1,

I think that we just use one registor (mdio_addr0) ,and we can implement the function to addr 32 PHYes that have been linked to one bus,why there is another registor (mdio_addr1) ?

i am puzzeled by the function of the registor(mdio_addr1),can anybody tell me ???

134 KB

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.