FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5984 Discussions

how to setup the registor of the triple speed ethernet megacore function ?

Altera_Forum
Honored Contributor II
763 Views

http://www.alteraforum.com/forum/attachment.php?attachmentid=10046&stc=1  

what is the meaning of mdio_addr0 and mdio_addr1, 

I think that we just use one registor (mdio_addr0) ,and we can implement the function to addr 32 PHYes that have been linked to one bus,why there is another registor (mdio_addr1) ? 

i am puzzeled by the function of the registor(mdio_addr1),can anybody tell me ???
0 Kudos
0 Replies
Reply