FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

is it possible to transmit 1080p30 using the SDI II IP core?

Altera_Forum
Honored Contributor II
857 Views

I am using the SDI II IP core in triple-rate (SD/HD/3G) transmitter mode with a 148.35 MHz reference clock. Video timing is generated by a clocked video out IP core . When I set the tx_std input of the SDI transmitter to “011” (3G level A) and select 1080p60 timing preset in the CVO module, everything works as expected. I am now trying to figure out how to put out HD-SDI (1080p30) instead of 1080p60. Does anyone know how I can do this? It doesn’t seem to be as simple as setting the tx_std input to he SDI II module to “001” (HD-SDI) mode. I’m guessing that I have to also throttle the CVO somehow, but I’m not sure how to do this. It doesn’t have a 1080p30 preset, and doesn’t seem to have any enable or backpressure controls. Is 1080p30 even possible ? 

 

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
114 Views

The example design will tell how to transmit HD-SDI data to the SDI II IP Core. I think the data valid could be 1 high and 1 low to make the parallel data band width 50% against 3G-SDI. BTW, the reference clock would be 148.5 MHz if you want to transmit 30 or 60 fps video format. 

https://documentation.altera.com/#/link/smx1471929114447/cca1471930964574
Reply