FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

mSGDMA with different write clock and read clocks

Altera_Forum
Honored Contributor II
‎05-18-2012 05:44 PM
1,365 Views

Hi, 

 

I am using the modular SGDMA (mSGDMA) with the PCIe connected to DDR memories. NIOS processor programs the descriptors. I would like to use different clocks for descriptor programming, for read side and for write side. Is this possible without modifying the mSGDMA source code?  

 

Thanks!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-25-2018 09:32 AM
514 Views

I am also interested to know

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.