FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6424 Discussions

mSGDMA with different write clock and read clocks

Altera_Forum
Honored Contributor II
1,121 Views

Hi, 

 

I am using the modular SGDMA (mSGDMA) with the PCIe connected to DDR memories. NIOS processor programs the descriptors. I would like to use different clocks for descriptor programming, for read side and for write side. Is this possible without modifying the mSGDMA source code?  

 

Thanks!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
270 Views

I am also interested to know

0 Kudos
Reply