FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
6154 Discussions

mSGDMA with different write clock and read clocks

Altera_Forum
Honored Contributor II
‎05-18-2012 05:44 PM
961 Views

Hi, 

 

I am using the modular SGDMA (mSGDMA) with the PCIe connected to DDR memories. NIOS processor programs the descriptors. I would like to use different clocks for descriptor programming, for read side and for write side. Is this possible without modifying the mSGDMA source code?  

 

Thanks!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-25-2018 09:32 AM
110 Views

I am also interested to know

0 Kudos
Copy link
Reply

For more complete information about compiler optimizations, see our Optimization Notice.