FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6343 Discussions

qsys avalon stream arbiter

Altera_Forum
Honored Contributor II
1,297 Views

I need module which has 2 Avalon-St sinks (data in) and single Avalon-St source (data out) and simply redirects one of the sink to source. Is there an option to make qsys infer arbitration logic and connect source0 streams from st_pipeline_stage_1/2 to sink0 stream in st_pipeline_stage_0? When I try to connect the second wire the first connection disappears.

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
544 Views

Just add a streaming mux. It's a standard component in the IP Catalog (Avalon-ST Multiplexer Intel FPGA IP). What kind of arbitration are you looking for?

0 Kudos
Reply