FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

qsys avalon stream arbiter

Altera_Forum
Honored Contributor II
1,056 Views

I need module which has 2 Avalon-St sinks (data in) and single Avalon-St source (data out) and simply redirects one of the sink to source. Is there an option to make qsys infer arbitration logic and connect source0 streams from st_pipeline_stage_1/2 to sink0 stream in st_pipeline_stage_0? When I try to connect the second wire the first connection disappears.

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
303 Views

Just add a streaming mux. It's a standard component in the IP Catalog (Avalon-ST Multiplexer Intel FPGA IP). What kind of arbitration are you looking for?

Reply