I am using EP4CGX50CF23I7N to design a new board with ARM + FPGA structure. And i need a pcie port on it.
As shown, EP4CGX50CF23I7N should be classified into Cyclone IV GX Series.
From Platform Designer in Quartus 18.1, we know that we should use 'IP Compiler for PCI Express' as the starting point and re-use it into my app.
Based on some unavoidable reasons, I only have a Cyclone V board to be used. (The board is designed by terasic, and detailed is listed at http://www.terasic.com.cn/cgi-bin/page/archive.pl?Language=China&CategoryNo=182&No=1158&PartNo=4)If i use cyclone v to be the starting point of my design, i should use 'Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP' to be the first step. And then keep on desiging my app.
I have three questions.
1. What about the diff between the two IP cores?
2. If I decide to start my design based on Cyclone IV. How about the difficulty when I migrating to Cyclone IV.
3. Even the listed IP core corresponding to two different user guide docs. At least from the viewpoint of apps,I think it is no so much difference between them. How about your evaluation?
For more complete information about compiler optimizations, see our Optimization Notice.