FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5741 Discussions

time limited sof not generated when using Frame Buffer II IP

Altera_Forum
Honored Contributor I
1,174 Views

Hi, 

 

I want to evaluate the Frame Buffer II IP block, but no time limited sof file is generated. The assembler shows the following message: 

Warning (115003): Can't generate programming files for your current project because you do not have a valid license for the following IP core or cores. 

Warning (115005): Unlicensed IP: "VIP Clipper II(6AF7 0115)" 

Warning (115004): Unlicensed encrypted design file: "C:/Users/berkelr/Workspace/hmc_project/vid_sys/synthesis/submodules/alt_vip_vfb_sync_ctrl.sv" 

Warning (115004): Unlicensed encrypted design file: "C:/Users/berkelr/Workspace/hmc_project/vid_sys/synthesis/submodules/alt_vip_vfb_wr_ctrl.sv" 

Warning (115004): Unlicensed encrypted design file: "C:/Users/berkelr/Workspace/hmc_project/vid_sys/synthesis/submodules/alt_vip_vfb_rd_ctrl.sv" 

 

When I use the Frame Buffer or Alpha Blender Mixer IP block, a time limited sof file is generated fine, but as soon as I use Frame Buffer II, it is not.... 

 

Need help on this asap, since I have to advice my boss to buy the IP block or not. 

 

Btw, I use Quartus II 64-bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition. 

 

Thanks in advance. 

 

Kind regards, 

 

Richard.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor I
142 Views

Upgrading to Quartus 15.1 did the trick, I have a time lime limited sof file now.

Altera_Forum
Honored Contributor I
142 Views

Thanks for sharing the finding.

Reply