FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

tse_mac with dp83848 phy in MII interface

Altera_Forum
Honored Contributor II
2,746 Views

Hi 

 

I am trying to make a design with a triple speed ethernet MAC from Altera work. I am using a National DP83848 PHY and the small 10/100 version of the MAC.Currently I have this problem: 

 

when I run the nichestack init, I get this output: 

 

 

InterNiche Portable TCP/IP, v3.1  

Copyright 1996-2008 by InterNiche Technologies. All rights reserved.  

prep_tse_mac 0 

prepped 1 interface, initializing... 

[tse_mac_init] 

INFO : TSE MAC 0 found at address 0x00000400 

INFO : PHY National DP83848C found at PHY address 0x1f of MAC Group[0] 

INFO : PHY[0.0] - Automatically mapped to tse_mac_device[0] 

INFO : PHY[0.0] - Restart Auto-Negotiation, checking PHY link... 

INFO : PHY[0.0] - Auto-Negotiation PASSED 

INFO : PHY[0.0] - Restart Auto-Negotiation, checking PHY link... 

INFO : PHY[0.0] - Auto-Negotiation PASSED 

INFO : PHY[0.0] - Checking link... 

INFO : PHY[0.0] - Link established 

INFO : PHY[0.0] - Speed = 100, Duplex = Half 

OK, x=0, CMD_CONFIG=0x01000000 

MAC post-initialization: CMD_CONFIG=0x05000603 

[tse_sgdma_read_init] RX descriptor chain desc (1 depth) created 

IP address of et1 : 0.0.0.0 

Created "Inet main" task (Prio: 2) 

Created "clock tick" task (Prio: 3) 

DHCP timed out, going back to default IP address(es) 

Simple Socket Server starting up 

 

at the same time DP83848 is very hot? 

Could someone give me the golden tip to get this running?I would really appreciate your reply!
0 Kudos
14 Replies
Altera_Forum
Honored Contributor II
716 Views

Actually you're printout is exactly as it should be. I don't see anything amiss at all. 

 

Jake
0 Kudos
Altera_Forum
Honored Contributor II
716 Views

Other than your DHCP timeout. Is it supposed to be getting the IP address via DHCP (you have it connected to a DHCP server)? 

 

You might consider changing the static IP address from 0.0.0.0 to something useful. 

 

Jake
0 Kudos
Altera_Forum
Honored Contributor II
716 Views

hi jakobjones 

i have connected to a dhcp server and once i change a useful ip(e.g 192.168.1.102) i get the following out: 

InterNiche Portable TCP/IP, v3.1  

Copyright 1996-2008 by InterNiche Technologies. All rights reserved.  

prep_tse_mac 0 

prepped 1 interface, initializing... 

[tse_mac_init] 

INFO : TSE MAC 0 found at address 0x00000400 

INFO : PHY National DP83848C found at PHY address 0x1f of MAC Group[0] 

INFO : PHY[0.0] - Automatically mapped to tse_mac_device[0] 

INFO : PHY[0.0] - Restart Auto-Negotiation, checking PHY link... 

INFO : PHY[0.0] - Auto-Negotiation PASSED 

INFO : PHY[0.0] - Restart Auto-Negotiation, checking PHY link... 

INFO : PHY[0.0] - Auto-Negotiation PASSED 

INFO : PHY[0.0] - Checking link... 

INFO : PHY[0.0] - Link established 

INFO : PHY[0.0] - Speed = 100, Duplex = Half 

OK, x=0, CMD_CONFIG=0x01000000 

MAC post-initialization: CMD_CONFIG=0x05000603 

[tse_sgdma_read_init] RX descriptor chain desc (1 depth) created 

IP address of et1 : 0.1.1.102 

Created "Inet main" task (Prio: 2) 

Created "clock tick" task (Prio: 3) 

DHCP timed out, going back to default IP address(es) 

Simple Socket Server starting up
0 Kudos
Altera_Forum
Honored Contributor II
716 Views

#define IPADDR0 192# define IPADDR1 168# define IPADDR2 1# define IPADDR3 102# define GWADDR0 192# define GWADDR1 168# define GWADDR2 1# define GWADDR3 1# define MSKADDR0 255# define MSKADDR1 255# define MSKADDR2 255# define MSKADDR3 0

0 Kudos
Altera_Forum
Honored Contributor II
716 Views

this " IP address of et1 : 0.1.1.102" why is it different from what i defined?

0 Kudos
Altera_Forum
Honored Contributor II
716 Views

There is a bug in the macro that converts the defines to an IP address. I think some parenthesis are missing. There is a thread about that in the Nios forum.

0 Kudos
Altera_Forum
Honored Contributor II
716 Views

hi Daixiwen 

thank you very much.i almost spent two weeks to solve this problem.i expect my system can receive and transmit data packets.what should i do next?thanks again!
0 Kudos
Altera_Forum
Honored Contributor II
716 Views

hi 

yesterday i can ping my board(cyclone III EP3C10+SRAM+FLASH+PHY),but now it always show "request timed out ".
0 Kudos
Altera_Forum
Honored Contributor II
716 Views

You should install something like Wireshark on your PC to see what is sent and received on the Ethernet link. Then use some SignalTap probes on the MII interface to see if the packets are correctly sent/received.

0 Kudos
Altera_Forum
Honored Contributor II
716 Views

Hi Daixiwen 

I still can not ping my board(which I designed on my own). Pin assignment is also distrubution of my own.I'm a student and this is my first time use FPGA.can you help me check it ?please
0 Kudos
Altera_Forum
Honored Contributor II
716 Views

Did you try Wireshark and SignalTap as I suggested in my last message?

0 Kudos
Altera_Forum
Honored Contributor II
716 Views

I am working on a similar system. I have gone over the user manuals and such but it is not clear how to set up the software to run on the nios and use the TSE mac. All I want to be able to do is send out packets over the ethernet. How do you "run the interniche init".

0 Kudos
Altera_Forum
Honored Contributor II
716 Views

The easiest way to start is to use the Simple Sockets Server design example in the IDE and modify it to suit your needs. Just use the standard sockets API to send/receive packets.

0 Kudos
Altera_Forum
Honored Contributor II
716 Views

"DHCP timed out, going back to default IP address(es)" 

is does not matter,you could not be troubled by this,you only to set the MAC address by yourself,if the PC can ping,there is nothing to bother~then you can use hyperterninal of pc to view application layer transmition.
0 Kudos
Reply