FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6448 Discussions

use triple speed Ethernet to connect with 88e1111, can not get rx clock from phy

Altera_Forum
Honored Contributor II
‎02-02-2018 06:50 AM
954 Views

i use tse core to connect with phy 88e1111,now i can receive data from the pc, but when i can not trigger tx_ctl signal at hign state, of course i can not capture frame by pc that send by FPGA. 

my configuration as follows: 

address configuration 

8'h01 32'hAAAA_AAAA 

8'h02 32'h0000_003b 

quartus version 13.0, FPGA 5AGXFB7K4F40I3 

any advice is appreciated.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.