FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5875 Discussions

veterbi ip core problem

Honored Contributor I

1.Step two aims to generate simulation model and net list 

. But when I finished creating top-level schematic document, I failed in creating simulation model and get this error message. But when I ignored the step two, I can create the ip core successfully. 



2: When I change computer operating environment, even change the quartus II version from 13.0 into 13.1, the system can run normally, but still stopped in the following interface. We think problem might be the version of windows operating system. And then we use windows 7 and windows 10 respectively, but nothing changed. 




0 Kudos
0 Replies