FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

veterbi ip core problem

Altera_Forum
名誉分销商 II
1,116 次查看

1.Step two aims to generate simulation model and net list 

. But when I finished creating top-level schematic document, I failed in creating simulation model and get this error message. But when I ignored the step two, I can create the ip core successfully. 

http://www.alteraforum.com/forum/attachment.php?attachmentid=12878&stc=1  

 

2: When I change computer operating environment, even change the quartus II version from 13.0 into 13.1, the system can run normally, but still stopped in the following interface. We think problem might be the version of windows operating system. And then we use windows 7 and windows 10 respectively, but nothing changed. 

http://www.alteraforum.com/forum/attachment.php?attachmentid=12879&stc=1  

thanks! 

 

0 项奖励
0 回复数
回复