FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5918 Discussions

what are the constraints one need to add in the Assignment Editor for Pcie IP?

Altera_Forum
Honored Contributor II
774 Views

Do I need to specify any constraints in the Assignment Editor for the PCI Express related signals and resources, to make sure that it can function properly?

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
59 Views

hi linshuai, 

 

I have used the PCIe core in QII v6 and v10 on StratixII GX and StratixIV GX and never had to add any assignments myself - just ensure that you add the sdc file that is generated by the MegaWizard to your project and you should be goot-to-go... 

 

Johnnyman 

 

p.s. for QII v10 it is an sdc file, can't remember if it's the same file type in QIIv6
Reply