FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

what are the constraints one need to add in the Assignment Editor for Pcie IP?

Altera_Forum
Honored Contributor II
‎11-08-2010 01:28 PM
1,163 Views

Do I need to specify any constraints in the Assignment Editor for the PCI Express related signals and resources, to make sure that it can function properly?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-08-2010 07:33 PM
448 Views

hi linshuai, 

 

I have used the PCIe core in QII v6 and v10 on StratixII GX and StratixIV GX and never had to add any assignments myself - just ensure that you add the sdc file that is generated by the MegaWizard to your project and you should be goot-to-go... 

 

Johnnyman 

 

p.s. for QII v10 it is an sdc file, can't remember if it's the same file type in QIIv6
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.