- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am using Agilex™ 5 FPGA E-Series 065B Premium Development and For my project I required 491.52 MHz clock. when I checked the schematic of the development board,one 153.6 MHz differential clock available and from this clock i can able to create 491.52 MHz. But when I used this clock iam getting some error like,
Illegal constraint of I/O pad to the location
Can anybody explain how the way I can use this clock.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
information in your post is rather scarce. Can you give a brief sketch of intended clock topology? GTL transceiver system PLL can generate a core clock, but only if respective transceiver IP is instantiated. They can't work as standalone PLL like IO-PLL. They have to be instantiated using GTS System PLL Clocks Intel FPGA IP.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Iam attaching the schematic of Agilex™ 5 FPGA E-Series 065B Premium Development board.
Nme : agilex5e_065b_premium_devkit_es_rev3.pdf
In this board two single end clock available 100 Mhz,125 Mhz.But using this clocks I can't create 491.52 Mhz clock. Only using 153.6 Mhz or 184.32 Mhz can create 491.52 Mhz and these clocks pins are differential only. But when I using this iam getting error.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
153.6 MHz differential clock from the development kit schematic is used for transceiver banks. I don't think you can use it for core fabric unless you are using System PLL. You can check this link if you wanted to use system PLL for core logic:
Regards,
Aqid
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I wish to follow up with you regarding this case. Do you have any updates?
Regards,
Aqid
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Now the problem is resolved. I tried using BTS(board test system) clock controller tool. By using this we can create the clocks and this we can assign to clock pin.
https://www.intel.com/content/www/us/en/docs/programmable/814550/current/si5332-clock.html
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page