FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6454 Discussions

Agilex™ 5 FPGA E-Series 065B Premium Development

Sarath_K_S
Beginner
693 Views

I am using Agilex™ 5 FPGA E-Series 065B Premium Development and For my project I required 491.52 MHz clock. when I checked the schematic of the  development board,one 153.6 MHz differential clock available and from this clock i can able to create 491.52 MHz. But when I used this clock iam getting some error like,

Illegal constraint of I/O pad to the location

 

Can anybody explain how the way I can use this clock.  

Labels (1)
0 Kudos
6 Replies
FvM
Honored Contributor II
673 Views

Hi,
information in your post is rather scarce. Can you give a brief sketch of intended clock topology? GTL transceiver system PLL can generate a core clock, but only if respective transceiver IP is instantiated. They can't work as standalone PLL like IO-PLL. They have to be instantiated using GTS System PLL Clocks Intel FPGA IP.

0 Kudos
Sarath_K_S
Beginner
670 Views

Iam attaching the schematic of Agilex™ 5 FPGA E-Series 065B Premium Development board.

Nme : agilex5e_065b_premium_devkit_es_rev3.pdf

 

In this board two single end clock available 100 Mhz,125 Mhz.But using this clocks I can't create 491.52 Mhz clock. Only using 153.6 Mhz or 184.32 Mhz can create 491.52 Mhz and these clocks pins are differential only. But when I using this iam getting error. 

0 Kudos
AqidAyman_Intel
Employee
502 Views

Hi,


153.6 MHz differential clock from the development kit schematic is used for transceiver banks. I don't think you can use it for core fabric unless you are using System PLL. You can check this link if you wanted to use system PLL for core logic:

https://www.intel.com/content/www/us/en/docs/programmable/817660/25-1-1/system-pll-clock-for-fpga-core.html


Regards,

Aqid


0 Kudos
AqidAyman_Intel
Employee
317 Views

Hi,


I wish to follow up with you regarding this case. Do you have any updates?


Regards,

Aqid


0 Kudos
Sarath_K_S
Beginner
216 Views

Now the problem is resolved. I tried using  BTS(board test system) clock controller tool. By using this we can create the clocks and this we can assign to clock pin.


https://www.intel.com/content/www/us/en/docs/programmable/814550/current/si5332-clock.html

0 Kudos
AqidAyman_Intel
Employee
77 Views

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
Reply