FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6472 ディスカッション

Agilex Ftile tx_serial_data is stuck at 1 during reset sequence

MesbahKarim
ビギナー
1,420件の閲覧回数

Hi,

Please the attached f_tile phy configuations and waveform. The waveform shows during reset tx_serail_data is stuck at high for both differential output.

Please let me know, if any configuration or any other issue. I am using Quartus 22.4.0.94. I am stuck at this point. Please provide a solution


Thanks

Mesbah Karim

ラベル(2)
0 件の賞賛
2 返答(返信)
ZiYing_Intel
従業員
1,381件の閲覧回数

Hi Mesbash Karim,


May I know you use which OPN number? I am now try generate the ed and debug the issue from my side.


Best regards,

Zi Ying


ZiYing_Intel
従業員
1,307件の閲覧回数

Hi,


Since long time no hear any feedback from you, I am now close the case.

If you have any question after the case closed, please do feel free to submit another issue.


Best regards,

Zi Ying


返信