FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.
5422 Discussions

Can the HPS EMAC RGMII on the cyclone V be connected to an external MAC interface?

ophied
Novice
247 Views

All the documentation assumes you'll want to connect it to an external PHY interface, but there are no notes about the logistics of connecting to external MAC interface. I'm currently trying to interface a Cyclone V with a KSZ9897 RGMII MAC interface port, but the Cyclone V is failing to receive data on the RX side.

0 Kudos
6 Replies
aikeu
Employee
213 Views

Hi ophied,


Are you using a Cyclone V custom board?

There is an design example that which might help:

https://www.rocketboards.org/foswiki/Projects/CycloneVRGMIIExampleDesign


Thanks.

Regards,

Aik Eu


ophied
Novice
194 Views

It is a custom board -- I have the single-ended RGMII I/Os routed to a KSZ9897R switch IC, specifically port 7 of the switch, which is a MAC interface port.

Thanks for the link, although I've seen and reviewed this example before. The FPGA IP's that are used ("HPS EMAC Interface Splitter Core" which feeds into the "GMII to RGMII Adapter Core" IP) actually only output differential PHY RGMII signals, so it's not something I can use in my design's MAC to MAC configuration.


aikeu
Employee
142 Views

Hi ophied,


I try to consult my team member.

Are you using the rgmii ethernet from the HPS dedicated IO's or from the FPGA IO's. with HPS ethernet FPGA IO you need to use the gmii to rgmii convertor.

Can refer to this document:

https://www.intel.com/content/www/us/en/docs/programmable/683130/22-2/functional-description-09535.h...


Thanks.

Regards,

Aik Eu


ophied
Novice
134 Views

My apologies -- I was actually confused earlier about how this example outputted it's signals (for some reason I thought it would output them as A/B/C/D differential pairs, but it clearly does not) -- I think you're right that this is applicable to what I'm doing and I'm currently trying to implement it. 

I think my issue might have to do with timing, but with this HPS-to-FPGA setup I can play with delays on the rx and/or tx clock lines and maybe get it to work. 

aikeu
Employee
96 Views

Hi ophied,


Any new follow up on your side?


Thanks.

Regards,

Aik Eu


aikeu
Employee
81 Views

Hi ophied,


I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions. Do give good survey feedback if receive any.


Thanks.

Regards,

Aik Eu


Reply